Ion traps fabricated in a CMOS foundry by Mehta, K. K. et al.
Ion Traps Fabricated in a CMOS Foundry
K. K. Mehta,1, a) A. M. Eltony,2, a) C. D. Bruzewicz,3, a) I. L. Chuang,2 R. J. Ram,1 J. M. Sage,3, b) and
J. Chiaverini3, c)
1)Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge,
Massachusetts 02139, USA
2)Center for Ultracold Atoms, Research Laboratory of Electronics and Department of Physics,
Massachusetts Institute of Technology, Cambridge, Massachusetts 02139, USA
3)Lincoln Laboratory, Massachusetts Institute of Technology, Lexington, Massachusetts 02420,
USA
(Dated: 17 June 2014)
We demonstrate trapping in a surface-electrode ion trap fabricated in a 90-nm CMOS (complementary metal-
oxide-semiconductor) foundry process utilizing the top metal layer of the process for the trap electrodes. The
process includes doped active regions and metal interconnect layers, allowing for co-fabrication of standard
CMOS circuitry as well as devices for optical control and measurement. With one of the interconnect layers
defining a ground plane between the trap electrode layer and the p-type doped silicon substrate, ion loading
is robust and trapping is stable. We measure a motional heating rate comparable to those seen in surface-
electrode traps of similar size. This is the first demonstration of scalable quantum computing hardware, in
any modality, utilizing a commercial CMOS process, and it opens the door to integration and co-fabrication
of electronics and photonics for large-scale quantum processing in trapped-ion arrays.
Trapped atomic ions are a promising system for
large-scale quantum processing1,2, as all required ba-
sic quantum operations have been demonstrated with
low error3–5. However, these demonstration experiments
typically consist of relatively few ions (. 10) manipu-
lated with optical beams and electronic signals routed
from outside the ion-trap vacuum chamber. In order to
scale the system to the number of quantum bits (qubits)
required to provide speedups over classical computing
methods, trap arrays holding orders of magnitude more
ions are necessary. Additionally, each array site will re-
quire local control, readout electronics, and optics for
scalability.
Current microfabricated ion traps (and, in fact, re-
alizations of any scalable quantum processing technol-
ogy) depend on specialized, nonstandard processes in re-
search clean-room facilities. The traps are often built
upon non-silicon substrates6,7, and where silicon is used,
only a few metal layers (four maximum) have been
implemented8–15. None of the traps made on silicon sub-
strates to date have had doped, active device fabrication
available, and due to the idiosyncratic process steps used,
the lithographic resolution is typically limited. Repeata-
bility at different facilities is almost impossible due to
local process variations and substrate processing capa-
bilities.
Here we describe the design and operation of an ion
trap built into a standard high-resolution CMOS fabri-
cation process. Based on industry-standard practices and
materials, there are active and passive layers beneath
the trap-electrode layer that may enable integration of
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FIG. 1. (Color online) Die and process cross-section. A mi-
crograph of the fabricated 3×3 mm2 die is shown in the upper
left panel. The lower left panel shows a perspective rendering
of the top aluminum trap layer and the meshed ground plane
in copper below, as designed; the gaps in the trap electrodes
here are 5 µm, and the ground mesh is formed of 600 nm
wires with 350 nm gaps along x and 10 µm gaps along y. A
chip cross section is diagrammed at right, with approximate
relevant dimensions labeled (“pSi” is polysilicon and metal
interconnect layers are labelled m1 through m8). Vias shown
between metal layers are only representative.
electronics and photonics16,17 for control and readout
of trapped-ion quantum states. Standardization of the
foundry process permits any group to produce identical
devices with high yield.
Devices were fabricated on 3 × 3 mm2 die (Fig. 1) on
a shared, 300-mm, multi-project wafer produced in a 90-
nm CMOS process operated by IBM (9LP process des-
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2FIG. 2. (Color online) Micrograph of trap chip diced from
die and mounted on the sapphire interposer of a cryogenic
vacuum system. Aluminum wirebonds are used to make con-
tact from the aluminum trap electrodes to the gold interposer
leads. The chip is 2.5 mm long and 1.2 mm wide. The inset
shows two ions trapped 50 µm from the surface of the trap
chip. The ions are approximately 5 µm apart.
ignation). This process is primarily utilized for dense,
high-performance digital circuits, and the trap die was
one of many designs fabricated in parallel on the same
wafer. The process allows for patterning of 8 copper in-
terconnect layers, along with the top aluminum pad layer
(right panel of Fig. 1). This 1.3 µm thick pad layer was
used for the trap electrodes, and a copper layer (m5) ap-
proximately 4 µm below the aluminum layer’s bottom
surface and 2 µm above the silicon substrate was used to
form a ground plane under the extent of one of the traps.
Due to metal density constraints arising from chemical-
mechanical polishing steps applied to these layers, this
ground plane was patterned as a mesh of 600 nm strips
separated by 350 nm along the x direction and 10 µm
along the y direction (see Fig. 1). Metal vias connect
this copper ground plane to the center electrode of the
trap through the upper metal layers m6–m8.
We designed and tested linear radio-frequency (RF)
surface-electrode18 Paul traps that confine ions 50 µm
from the electrode surface. The trap has a “five-wire”
trap geometry, with two RF electrodes symmetric about
the trap axis. Segmented dc control electrodes are routed
to the corners of the trap chip to prevent wirebonds from
obstructing laser access (see Fig. 2). This design offers
flexibility to create various trapping potentials and allows
scalability to multi-zone traps with complex geometries.
Other advantages include comparative ease in selecting
control voltages, and relatively narrow RF electrodes, al-
lowing for lower capacitive coupling and RF power dissi-
pation in the trap. Some inhomogeneity in RF field along
the trap axis is anticipated due to the short (2 mm) elec-
trode length, but effects on trapping are expected to be
negligible.
A possible limitation to the use of high-resolution
CMOS processing is breakdown at large applied poten-
tials, especially since typical ion trap voltage amplitudes
are significantly higher than those used in CMOS elec-
tronics. However, for up to 200 V static bias applied,
the leakage current was below 10 pA, and no sudden in-
crease corresponding to a dielectric breakdown was ob-
served. We performed these tests at room temperature
(in a high-dielectric-strength fluid to prevent air break-
down), applying the potential between one of the RF
electrodes and either the ground plane or one of the ad-
jacent dc electrodes in both types of trap.
After commercial foundry fabrication, trap chips
(diced from the full die) approximately 2.5 × 1.2 mm2
were bonded to a larger interposer to interface with the
cold stage and wiring of a cryogenic vacuum system that
allows for variation of the trap-chip temperature19. Using
a quarter-wave helical resonator, a 43 MHz RF signal of
approximately 100 V amplitude was applied to the trap
electrodes to produce radial trap frequencies of approxi-
mately 4–5 MHz, and an axial potential with frequencies
near 1 MHz was produced by application of dc potentials
of up to approximately 30 V to the segmented control
electrodes. We load 88Sr+ ions by accelerating precooled
Sr atoms from a magneto-optical trap toward the ion
trap where they are photo-ionized and Doppler cooled19.
Although not measured precisely in this work, loading ef-
ficiency into these traps is similar to more conventionally
fabricated surface-electrode traps using the same loading
method.
Traps without a ground plane displayed significant
laser-induced photo-effects due to the excitation of car-
riers in the silicon by scattered light used for atom
photoionization (PI, 405 nm) and ion Doppler cooling
(422 nm). During trap loading, this manifested itself as
variation of the RF voltage amplitude on the trap elec-
trodes due to varying impedance of the trap when the
405-nm PI light was on. The effects on the trapping
potential were visible as ion motion synchronized to the
PI light switch state. We observed no photo-effects in
traps with a ground plane. Traps without a ground plane
also exhibit strong trap-temperature-dependent nonlin-
earities in the resonance response of the voltage-step-up
resonator. A ground plane reduces RF leakage into the
silicon substrate sufficiently to eliminate this effect, such
that we observed stable trapping for chip temperatures
from 300 K down to 8 K. We noticed slightly more power
dissipation in the foundry traps than in traps fabricated
from gold or niobium on sapphire for similar RF volt-
age amplitude20, most likely due to higher dissipation in
the metals or dielectrics. Ion lifetimes of more than an
hour were observed in the presence of Doppler cooling
light, equivalent to the best lifetimes seen in other traps
measured in this vacuum system.
Excess micromotion (ion motion at the RF drive fre-
quency) is caused by static electric fields that displace
the ion from the RF null and can lead to ion heating.
We compensate for this micromotion using the standard
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FIG. 3. (Color online) Representative measurement of heat-
ing rate in a CMOS-foundry-fabricated ion trap. Average
occupation of the axial mode of vibration in the linear trap
is plotted as a function of delay time after preparation in the
ground state at a trap temperature of 8.4 K. A linear fit (line
shown) gives a heating rate for these data of 80(5) quanta/s
where the uncertainty is due to statistical errors propagated
through the fit. An average of five such measurements gives a
heating rate of 81(9) quanta/s where the uncertainty is due to
run-to-run variability. The inset shows all five measurements
with a line indicating the weighted average value.
method of applying an additional opposing static field.
Typical stray field values are on the order of 500 V/m
here and appear stable over days. Although silicon ox-
ide dielectric is exposed at the locations of gaps in the
electrodes and may charge due to laser-induced photo-
electron production, the stray field’s stability suggests
another cause. Wirebonds, which are asymmetric with
respect to the ion location and also closer to the ion
here than in the case of larger trap chips, may be re-
sponsible for the steady stray electric field. The use of
through-silicon-via technology can eliminate wirebonds
from the chip surface, as has recently been demonstrated
for surface-electrode ion traps21.
When compared to single-metal-layer traps (SMLTs)
on sapphire substrates, these traps exhibit increased scat-
ter of laser light, possibly due to higher as-deposited
roughness of the aluminum layer. We examined the trap-
electrode surface using atomic force microscopy and mea-
sured an RMS roughness of 35 nm, significantly larger
than the 2 nm we have measured on SMLTs. Scatter
from the surface can be reduced by focusing laser beams
to a smaller diameter at the trap.
Trapped-ion multi-qubit quantum operations can be
limited by electric field noise that heats the ions’ shared
vibrational modes in the trap, reducing gate fidelity22,23.
Anomalously large heating rates caused by unknown
noise sources have been seen in every trapped-ion exper-
iment that has examined motional-state heating. This
is particularly noticeable in small microfabricated traps
as the heating rate appears to scale as 1/d4 for an ion a
distance d from a trap electrode surface. It is therefore
important to characterize the heating rate in potentially
scalable trap technologies.
Using the dipole-forbidden S1/2 → D5/2 transition in
88Sr+, we performed resolved-sideband cooling to pre-
pare the ion in the ground state (average occupation
n¯ ≈ 0.05) of the 1.3 MHz axial vibrational mode and
then measured the heating rate using sideband amplitude
spectroscopy on this transition after a varying delay20.
Results of one such measurement are presented in Fig. 3
for a chip temperature of 8.4 K. Five measurements were
recorded over a few days for nominally the same condi-
tions; the average heating rate is 81(9) quanta/s. When
scaled by 1/d4 to compare traps of different sizes, this
heating rate is lower than that reported in any other
trap fabricated on a silicon substrate8,9,11,12,14,24. Mo-
tional heating at this level would lead to an error of less
than 10−2 in a 100 µs two-ion-qubit gate, below the fault-
tolerance threshold for large scale quantum computing
with surface-code error-correction schemes25.
We have shown basic functionality for quantum pro-
cessing using a fabrication process, without modification,
that has enabled scaling to billions of transistors. This is
the first demonstration, in any physical implementation,
of quantum computing hardware co-fabricated with scal-
able classical computing hardware. The fabrication of ad-
vanced CMOS and photonic technology on the trap chip,
including the extensive existing libraries of integrated cir-
cuits for digital logic and memory, offers a straightfor-
ward path to scalable, local optical and electronic control
and readout of trapped-ion arrays. The demonstration of
stable trapping and low electric-field noise in a foundry-
process trap is therefore an initial step toward integration
of the required classical computing and photonic devices
for useful, large-scale quantum processing with trapped
ions.
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